Abstract-Single event effects (SEE) are a reliability concern for modern microelectronics. Bit corruptions can be caused by single event upsets (SEUs) in the storage cells or by sampling single event transients (SETs) from a logic path. An accurate prediction of soft error susceptibility from SETs requires good models to convert collected charge into compact descriptions of the current injection process. This paper describes a simple, yet effective, method to model the current waveform resulting from a charge collection event for SET circuit simulations. The model uses two double-exponential current sources in parallel, and the results illustrate why a conventional model based on one double-exponential source can be incomplete. A small set of logic cells with varying input conditions, drive strength, and output loading are simulated to extract the parameters for the dual double-exponential current sources. The parameters are based upon both the node capacitance and the restoring current (i.e., drive strength) of the logic cell.
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I. INTRODUCTION
A SINGLE EVENT TRANSIENT (SET) [1] may be produced when an energetic ionizing particle passes near a sensitive p-n junction [2] , [3] , [4] , [5] , [6] . The particle produces a dense column of electron-hole pairs. If the ionization track traverses close enough to the depletion region, then the non-equilibrium charge distribution can induce a temporary modulation of the potential along the trajectory of the event. A period of prompt collection typically follows as the potential collapses to the normal state. Subsequently, motion of carriers by diffusion to the p-n junction dominates the collection process until all the excess carriers are collected, recombine, or diffuse away from the junction area [7] , [8] , [9] . The charge collected from the radiation event produces a current pulse at the node. The time constants depend strongly on the type of ion, its energy, and the properties of the specific technology.
For digital integrated circuits (ICs) synthesized with standard cell libraries, interactions with ionizing radiation [10] , [11] can result in complex responses. In order to determine soft errors, circuit characteristics, such as the impact of charge collection ( ), must be incorporated as a factor for the generation and propagation of SETs within the IC [3] , [7] , [8] , [9] , [12] , [13] , [14] . Traditionally, the current resulting from the charge collected on a sensitive node is modeled as a double-exponential waveform [15] . However, this model may not accurately represent certain single event transients that are long enough to be captured by sequential circuits [16] , [17] .
This paper introduces a technique that uses dual double-exponential current sources to capture the complex behavior within an IC caused by a particle strike. The model has been used to simulate the response within inverters, two-input NAND gates, and two-input NOR gates. The responses were similar to semiconductor device modeling results. Also, the dual double-exponential current sources are used with Monte Carlo Radiative Deposition (MRED) to reproduce the experimental data reported by Cannon and Cabanas-Holman in 2009 [18] .
The contributions are as follows. We show that the dual double-exponential model is more representative of the TCAD simulation results while still offering the simplicity of the single double-exponential model. We believe that the eight-parameter model can be easier to use once the parameters are determined. Not all parameters have to be adjusted to model a wide range of transient pulses.
This paper is organized as follows. Section II provides a discussion on the basic mechanisms to be modeled. Section III discusses the new approach to model single event transients. Section IV describes the methodology of how key parameters were determined. Section V presents a validation of the modeling approach. Finally, Section VI summarizes the paper.
II. BACKGROUND
After an ion passes through a sensitive volume in a digital cell, a voltage SET can appear at the cell's output (Fig. 1) . After 0018-9499 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. the transient propagates through a few library cells, the response of the circuit shapes the SET into a square-wave (Fig. 2) . In ICs, the circuit's response time can be comparable to the characteristic time for the single-event charge collection event; the charge collection process dynamically interacts with the cell's circuit response to the event [6] , [19] , [17] . Correctly modeling the transient shape of the pulse is critical to providing accurate predictions of soft errors in circuits [20] , [21] , [22] , [23] . The remainder of this section discusses how transients are modeled as well as the limitations of using the traditional double-exponential current source model.
A. Transient Modeling
A commonly used analytical model to approximate the induced transient current waveform is the double-exponential function with a rapid rise time and gradual fall time (Fig. 3 ) [7] , [9] . This waveform has been the most common form used in transistor-level simulations. The equation for this current pulse, , in SPICE is:
(1) where, is the onset of the rise of the current, is the onset of the fall of the current, is the maximum current to be approached, is the rise time constant, and is the fall time constant. The total charge delivered by the current pulse, , is the integral over time of : 
If
is small compared to the difference in time between the rising and falling edges of the double-exponential waveform ( ), then the last term inside the bracket is insignificant, and the calculation of total charge is simplified.
B. Limitations of the Double-Exponential Current Source Model for SETs
SET pulse-widths of interest range from the smallest that would be latched into a sequential circuit, tens of ps, to hundreds of picoseconds under some conditions [4] . When these pulses are modeled with one double-exponential current source, the resulting voltage transient can either overdrive the circuit significantly or have a very slow leading edge, depending on the selection of parameters. Assume that the SET modeler determines an maximum current that causes a very short voltage transient (Fig. 3) to just reach the opposite voltage rail. If this is used and ( ) is increased to create a longer SET, then the current pulse will overdrive the circuit, forward-biasing the source-body junction(s). This property is shown in Fig. 4 , where the transient voltage drops below volts. Taking these parameters into account and applying them to the physical response of the library cell the circuit collects the charge from the strike, the node voltage begins to decrease. This voltage decrease will result in a collapse of the electric fields and subsequently reduce the collection current, broadening the SET pulse. It will now take a much longer time to clear the deposited charge from the substrate [24] . The physical phenomena to overdrive the circuit tie back the simulation result of over-predicting the amount of charge needed to produce longer SET pulse-widths.
The pitfall of using the traditional double-exponential current source in this way is that a circuit can be deemed to be more robust to single event effects than it would actually be. On the other hand, if ( ) is increased and if is decreased to compensate for the overdrive, then the resulting voltage transient will have a slow leading edge (Fig. 5) . In addition, will be a function of SET pulse-width and/or the collected charge. Neither of these results describes SET pulses accurately [17] , [19] , and the second approach is difficult to implement over a range of SET pulse-widths.
Other researchers have proposed single event models that make use of the node voltage to control the single event current source to overcome these limitations, but the implementation in a transistor simulation is no longer simple [19] , [23] . This paper introduces an extension of the double-exponential current source: the dual double-exponential current source. The dual double-exponential current source model is composed of two parallel double-exponential current sources, one for prompt charge collection and one for sustained charge collection. This model can be used to perform SET simulations that reduce the overestimation of the critical charge.
C. Design Implications when Overdriving a Double-Exponential Model
Designers utilize the critical charge to evaluate the robustness of a design. As discussed in Section II-B, overdriving the double-exponential model can lead to a significant overestimation of the critical charge required for SET pulses. This information can incorrectly be interpreted as additional hardness to SETs. In practice, these designs may exhibit more vulnerability than predicted by the designers. The overestimated critical charge may also be incorporated into rate estimations. A key contribution of the dual double-exponential current source model is that it reduces the overestimation of critical charge. Section III describes the approach to implement the model.
III. DUAL DOUBLE-EXPONENTIAL CURRENT SOURCE MODEL
The dual double-exponential current source is based upon device-level simulations of single events, as shown in Fig. 6 [17], [19] . Device-level simulations refer to Transistor Computer Aided Design (TCAD) simulations. From Fig. 6 , there is a short, high current peak, followed by a sustained shelf of lower current. This behavior can be modeled by two components: (1) a long double-exponential current source with equal to the shelf current and (2) a short double-exponential current source to add the extra current for the short peak. Fig. 7 shows an example of the two individual current sources. They are combined in parallel for the dual double-exponential current source model. It is noted that the proposed dual double-exponential current source model is useful in technologies that have current profiles from charge collection similar to Fig. 6 . This technique is simple and effective in converting the collected charge into representative current sources to provide accurate voltage transients in a circuit. Therefore, this technique would work for bulk Silicon and Silicon-on-Insulator (SOI) technologies. It is not clear if this model will work for scaled nanometer nodes, such as 32 nm or FinFETs, as that has not been demonstrated. Also, converting an ion's linear energy transfer (LET) to collected charge is a complicated process, as it can depend on the location of the deposited charge and any parasitic bipolar enhancements [2] . This paper will focus on collected charge; calculations for estimates of LET are beyond the scope of this paper, since it requires the use of additional tools. The following subsections describe our process to extract the necessary parameters.
A. Parameter Extraction for Current Sources
Both the short-duration current source, , and the sustained-duration current source, , have four parameters that need to be determined (i.e., one current parameter and three time parameters):
, ( ), , and . For the short-duration current source, , the three time parameters are set from device-level simulations (TCAD) of single events for a single transistor; these simulations are calibrated to experimental data. Based on results obtained for a 90-nm technology, these parameters are ps, ps, and ps [17] . (Please note the use of the subscript for the prompt current source and subscript for the hold current source.) For the sustained-duration current source, , the parameters of ps and ps provide a good fit for modeling of a 90-nm technology, while can be used as a variable that depends on the amount of deposited charge. The fall time constant, , differs from based upon the TCAD results in Fig. 6 . The fall time constant leading to the plateau is faster than the fall time constant away from the plateau.
The peak values for the current sources, and , are determined through transistor-level simulations using SPICE. The first set of simulations determines the sum of and using a short-duration, double-exponential current source that causes the voltage output to change from one voltage rail to the other one. For a basic inverter with its input held low, one double-exponential current source was simulated with the time parameters of ps, ps, and ps. This simulation determined the specific value to drive the output voltage of an inverter load to switch from to . This peak value is defined as , which is the total sum of and . Another set of SPICE simulations determines by applying the dual double-exponential current sources. We defined the current source with the timing parameters from the 90-nm technology, and set . (Please note the use of the subscript is for total combined current for very short pulses, as defined in the previous equation.) We defined the current source with ps, ps, and ps. We identified the that will produce a transient voltage near the opposite rail at the end of a 500-ps duration, which is referenced as a longer transient by Narasimham et al. [4] and DasGupta et al. [17] . We applied 80% of the pulse-width (i.e, 400 ps) as the point where the voltage is compared, since TCAD simulations show that the voltage falls away from the opposite voltage rail by the end of the transient [17] [23]. There is some customization required with this process that can introduce some error. Fig. 8 shows several options with different sensitivities from which to select. The current injection does not always generate a flat voltage response. Depending on the duration of the baseline transient, a different and would be selected, though their sum would still be . Fig. 8 shows large voltage differences when increasing or decreasing by A or A, which are variances of approximately 10% and 20%. When considering SETs of durations between 100 ps and 1 ns, the simulation determined that would vary only from A to A, which is only about a 2% variation. We compared the total charge of our customized method with the traditional double-exponential current source model. Note that the double-exponential model was overdriven, as in Fig. 4 . If the overdriven double-exponential is used, then the difference in collected charge versus SET pulse-width increases with the pulse-width of the transient when compared to the dual doubleexponential (Fig. 9) . From the figure, the difference is between 60% and 70% for most of the pulse-widths. If the overdriving double-exponential was used to predict SET upset rates, then the failure curve (Weibull, log-normal) would be seen as shifted to the right by this same percentage. This failure curve shifting right is due to higher collected charge with increasing LET, similar to Fig. 6 . The calculated upset rate for SETs could be significantly less than what would occur in the field.
B. Using a Specified Amount of Total Collected Charge to Extract Parameters for Current Sources
Once the and values have been extracted for the circuit (Section III-A), the total charge for the injected current is obtained as the sum of the charge from and the charge from
. These values are calculated from Equation (3) separately. Determining the current sources to use for a given deposited charge is a little more complicated, but still straightforward. For SETs of interest, does not depend on the total charge, so the charge from is independent of the modeling of the pulse plateau. The charge associated with , namely , is subtracted from Fig. 9 . Example of the difference in total charge versus SET pulse-width between the dual double-exponential current sources and the overdriven traditional double-exponential source.
the total charge ( ) to obtain , which is the charge provided by :
The second step applies Equation (2) to , using ( ) as a variable that depends on the total charge. As an example, consider A, A, fC, and the three timing parameters given in Section III-A. The calculation for using Equation (2) without the last term inside the bracket is as follows: (4) Therefore, is 2.04 fC less than 25 fC, or 22.96 fC. Applying Equation (2) for gives:
Solving Equation (5) for ( ) results in 151 ps.
IV. DUAL DOUBLE-EXPONENTIAL CURRENT SOURCE PARAMETERS
A SPICE deck was created implementing both a baseline 4-inverter chain and the dual double-exponential current source model. A schematic of the baseline 4-inverter chain is shown in Fig. 10 .
Automated scripting is used to determine the required parameters for the simulations. This process incorporates the implementation of the dual double-exponential current source model for SET pulses for both the NMOSFETs (i.e., n-hits) and PMOSFETs (i.e., p-hits) in the 90-nm inverter design. The flowchart that searches for is shown in Fig. 11 . A flow chart for and is shown in Fig. 12 . Note, we use approximately +/-1% as the target voltage in the comparison.
A. Analysis with a Standard Cell Library
We constructed several library cells for an IBM 90-nm technology and simulated them to determine and for different input conditions and loads. The sizes of the transistors in the library cells are the same as in Ref. [18] . The second column gives the input condition for each cell. For IN or , the current sources were injected on the PMOSFET drain, and for IN or , the current sources were injected on the NMOSFET drain(s).
The third column lists the load simulated, where the number in parentheses gives the number of cells used for the load. The NAND2 and NOR2 cells were loaded by connecting the output to Input1 of the next cell. Input2 was tied to the appropriate rail voltage. This configuration is the same one used for radiation testing of the 90-nm logic cell chains [18] .
The fourth column provides the estimated node capacitance in fF. This value was calculated from model parameters and used both output drain and load gate capacitances.
The fifth and sixth columns provide the determined and levels in A. The seventh column provides the calculated for the current source. Finally, the eighth column gives an estimate for the total charge, , to provide an SET with a 200 ps pulse-width. Example injected currents and resulting SET voltage waveforms are provided in Fig. 13 and Fig. 14, respectively .
The standard cells can affect the transient behavior. We observed that is a strong function of the restoring current in the circuit (i.e., drive strength). This observation is supported by TCAD simulation (Fig. 6 ) and is due to the single-event current only competing with the restoring current; they are equal when the voltage stays constant. Nodal capacitance does not factor in since the voltage is not changing. The INV1 and NOR2 cells have similar restoring currents, and is nearly constant in these cells, as seen in Table I and Table II . The NAND2 cell has about one half of the restoring current compared to the INV1 cell, INV2 has twice the restoring current, and INV4 has four times the restoring current. in these cells generally scales with the increase in restoring current (Table III and Table IV) .
does not depend upon the load, demonstrated by the first three rows in each of Table I  and Table II . On the other hand, is a strong function of the node capacitance, as the ratio between and the node capacitance remains fairly constant throughout all tables. For all base cells with same drive (INV1, NOR2), the charge that results in a 200 ps SET varies between 26.7 and 32.0 fC for NMOSFET simulations and 27.8 and 32.6 fC for PMOSFET simulations. As a result, SET pulse-widths show little variation for different loads and different cell types for logic cells with similar drive strengths.
If one used the overdriven double-exponential to generate 200 ps SETs, then the estimation would use the sum of and . The estimated charges to produce the 200 ps SETs would vary from 49.6 fC to 103.0 fC. Higher currents from larger loads contribute to significant over-estimation. following the initiation of the single-event current sources. These simulations will produce a slight over-prediction of the amount of charge needed to produce that SET pulse. The other voltage transient, (1) , shows the output voltage going back above and staying above until the end of the transient. This simulation will produce a slight under-prediction of the amount of charge needed to produce that SET pulse. However, the dual double-exponential current source model will still be more accurate than the overdriven double-exponential current source model and simpler than alternative approaches [19] , [23] .
B. Limitations of the Model
One other note from Tables I through IV is that  is  about 10% of for 200 ps SETs. So, just using as the traditional double-exponential source would result in a difference of about 10% in charge, although the start of the voltage transient will vary based upon the slow rising edge (Fig. 5) . This error is small for longer SETs, but grows as one tries to produce shorter SETs, which are much more likely to occur in the space environment.
C. General Approach to Semiconductor Process/Library
The following is a brief summary of the approach to apply the methodology described in this paper to another semiconductor process or library. The first step is to obtain the timing parameters from TCAD simulation. Simulate a single transistor in 3D with a load transistor in SPICE with charge deposition in or near the drain. The first goal is to observe an opposite voltage rail transient. From this simulation, and will be the rise time of the drain current, will be the fall time of the drain current, and will be the duration of the drain current.
Step 2 would increase the amount of charge deposition to observe a longer transient and the current plateau, . From this simulation, will be the fall time of the drain current as it descends from the maximum current to the plateau current. These time constants are considered fixed for the semiconductor process. Using a digital cell library in that process involves: (1) determining the input conditions and nodes that generate the SETs and then (2) following the flowcharts in Figs. 11 and 12 to determine and for all conditions and nodes. This process can be tedious, but it is fairly straightforward to script. This will enable the simulation in SPICE of SETs for a given charge deposition. A more complicated process is required to apply ion strikes at various angles to obtain the charge deposition, which is briefly discussed in Section V of this paper as validation of the dual double-exponential current sources. This more complicated process of obtaining charge deposition is given in several references [25] , [12] , [13] , [26] .
V. VALIDATION TO EXPERIMENTAL DATA FOR CMOS COMBINATIONAL CELLS
We used Monte Carlo Radiative Energy Deposition (MRED) coupled with SPICE circuit analysis for data comparison, referred as MRED-SPICE analysis, and discuss the process to characterize combinational cells from a 90-nm technology. The results of the implementation are compared to experimental data reported by Cannon and Cabanas-Holman in 2009 [18] .
A. Methodology
MRED was used in conjunction with nested sensitive volumes to determine the critical charge collection. This process is described in detail in Refs. [13] , [27] , [25] , [28] . The sensitive volumes are defined identically for the three specific combinational cells (INVx1, NAND2x1, and NOR2x1) from this library. In addition, the charge collection efficiencies were based upon the SEU work by Warren that used TCAD simulations [12] . Note that both the Warren work and this work assume all the charge to be collected at one time and use the charge-to-current-source modeling to spread out this collection. Experimental data published in Ref. [18] are used for additional calibration of the sensitive volumes and their efficiencies, and the efficiencies had good agreement with published findings [12] , [27] . Each PMOSFET and NMOSFET transistor (or set of transistors in the same active area) contains four sensitive volumes and is described in detail in Ref. [25] .
The charge deposited in each sensitive volume is summed by specific charge collection efficiencies to determine the total amount of charge collected in each transistor type. The charge is then used to create the independent current sources described in Section III to be used for the SPICE simulation.
There were three different configurations given for the NAND2x1 and NOR2x1 circuits: (1) a chain of circuits connecting the output of one cell to the first input of the following cell, with the other input tied high or low, (2) a chain of circuits connecting the output of one cell to the second input of the following cell, with the other input tied high or low, and (3) a chain of circuits connecting the output of one cell to both inputs of the following cell.
The circuits simulated are duplicates of the circuits tested in Ref. [18] . The circuits consist of 65 combinational cells followed by delay elements, a guard gate, and an asynchronous latch. An example of the INVx1 is shown in Fig. 16 .
The SPICE simulation randomly selects a node on which to apply the single event and checks to determine if the latch has changed states. If so, then it records the event. This simulation method recreates the single-event experiment.
B. Comparison of Model to Experimental Data
Nested sensitive volumes are used to determine the charge collected for the inverter, NAND gate, and the NOR gate for a variety of ion species and energies. Fig. 17, Fig. 18, and Fig. 19 compare the MRED-SPICE predictions of SET cross section to experimental data [18] .
These data show that, generally, the MRED-SPICE predictions are in closer agreement with the experimental data at lower LETs than at higher LETs. The lack of agreement at the higher LETs is most likely due to the limited applicability of the simple double-exponential current source and the lower fidelity of only using four charge collection volumes. However, with all the uncertainties in SET testing, this model demonstrates very good agreement. These figures illustrate that the model shows an increase in SET pulse-width vs. LET as well as high variations in the pulse-width under specific ion test conditions.
C. Applicability of the Model
One application for this model is the ability to predict the SET response for a logic cell and its different input configurations when the gate accepts multiple inputs. An inverter chain only has one option, while 2-input gates can receive one or both inputs from the previous gate. The three different configurations are listed in Table V . This discussion uses the same 2-input NOR gate discussed in the previous section.
The first chain configuration in Table V , v1, is designed with receiving its signal from the logic chain, while is tied to . Another configuration, v3, is designed with tied to and also tied to the logic chain. These two configurations have the output drain electrically connected to the intermediate drain. Therefore, these two configurations have the highest drain cross-section. The last configuration, v2, is designed with tied to while is tied to the logic chain. This configuration has the intermediate drain electrically connected to Table V. the source, so it has the smallest drain cross-section. The intermediate drain layout is designed three times as large as the output drain as a convenience for polysilicon and metal routing. In Table V, is the smallest value for Configuration v2. Therefore, it has the highest cross-section at the lower LETs. Finally, all of these chains attenuate the SET pulse as it propagates down the chain, with v3 having the largest attenuation, due to the larger loading caused by both inputs being connected to the previous cell's output. Pulse attenuation gives an apparent decrease in cross-section, and that is why the v3 configuration is lower than the v1 configuration. The model prediction is shown in Fig. 20 .
VI. SUMMARY
We modified the traditional double-exponential current source for single event transistor-level simulation for the generation of long SET pulses. This modification splits the double-exponential current source into two parallel double-exponential current sources. We provided a methodology for determining the current source parameters, based upon TCAD and then SPICE modeling, and demonstrated this methodology on several library cells. From this work, we conclude that the charge needed to generate SET pulses is most dependent on the restoring current of the library cell and less dependent on the cell type or load.
The MRED-SPICE simulations allow analysis of SET experiments on combinational logic chains when the incident parti-cles produce low levels of charge deposition. The models can predict the SET response of the combinational logic given different input configurations. The MRED-SPICE simulation can also predict the SET response of other combinational logic cells in the same technology.
